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Abstract—The memristor is promising to be the basic cell of
next-generation computation systems. Compared to the tradi-
tional MOSFET device, the memristor is efficient over energy
and area. But one of the biggest challenges faced with researchers
is how to program a memristor’s resistance precisely. Recently,
an algorithm designed to save 8 valid bits in each memristor is
proposed, but this is still not sufficient for precise computation. In
this paper, we propose a crossbar-based memristor computation
scheme supporting precise computations whose operands have
32 valid bits. As a brief introduction, in a multiplication with
two operands, one operand is programmed as input signal, and
the other operand is saved into a so-called crossbar structure,
which contains a group of memristors, and each memristor saves
several valid bits, usually one or two bits only. The computation
results,i.e. the multiplication of the two operands, are contained
in the outputs of the crossbar structure together with noise.
Analog-to-Digital Converters (ADCs) are then used to extract
the valid bits, which are the most significant bits of outputs.
These valid bits can be combined together with Digital-to-Analog
Converters(DACs) to get the final results. What’s more, the
precision of this computation scheme can be adjusted according
to the definition of the user, 32 valid bits at most, so it is qualified
for different application contexts.
I. INTRODUCTION
HP Lab [1] fabricated the first memristor in 2008, based
on the predictions made by L.O.CHUA [2] in 1971. The
memristor made by the HP Lab is a TiO2 thin-film structure.
Many similar memristive devices and structures were tried
in the next few years, including [3], [4], [5], [6], and [7].
Almost at the same time, the memristor show it potential
over numerous application contexts. For example, memristor-
based non-volatile memory can achieve higher integration
density than the traditional flash memory, and Memristor-
CMOS hybrid structures are demonstrated to be efficient over
reconfigurable computation.
Moreover, due to the similarity between the memristive and
synaptic behaviors, memristor-based structures provide an effi-
cient way to implement neuromorphic computation, especially
the crossbar-based memristor structure is widely used, in this
structure, memristors are allocated at the cross-points of the
horizontal and vertical metal wires. The memristors imitate the
synaptic connections of the neural network models, and their
resistances are programmed to hold the synaptic weights of the
neural network models.In fact, the reason that these structures
have good performance in neuromorphic computation is that
neural network models are not sensitive to fluctuations of the
memristor’s resistance, which are cause by the large random
variations in the writing process. Recently, an algorithm has
been proposed in [8], [9] aiming to program memristor’s
resistance more precisely and achieve 8-bits writing precision
at the cost of hundreds of times of writing and reading pro-
cesses. Although the writing precision has been significantly
improved, it can still not satisfy the requirements of high-
precision computation, where the errors should be at least less
than 10−10.
In this paper, we propose a memristor crossbar-based com-
puting scheme based on the result of [8]. Due to the limited
precision of the memristor, we divide the multiple bits of
computation into many groups. The computation of each group
can achieve adequate accuracy by memristor crossbar-based
structure with limited-precision of memristors. Combining the
computation results of all the groups together is challenging.
Note that only several most significant bits of the results of
a group are valid, therefore, we employ Analog-to-Digital
Converters (ADCs) to extract these valid most significant
bits. These valid bits are then combined together with DACs
to obtain the final computation results with high precision.
We tested our design with fixed-point multiplications. The
experimental results demonstrate that our design can achieve
10−16 precision for 32-bit fixed-point multiplications.
The rest of the paper is organized as follows. In Section
II, the background of memristor and its computation structure
is reviewed. The detailed design will be presented from the
aspects of theory and circuit structure in Section III and IV,
respectively. The experimental results will be demonstrated in
Section V. In Section VI, we conclude the paper.
II. BACKGROUND REVIEW
A. Memristor
We will give a brief introduction to memristor firstly. A
typical structure of the memristor proposed by HP Lab in [1]
is shown in 1. It is a semiconductor film, for example, copper
oxide sandwiched between two metal contacts. The resistance
of the device is decided by two variable resistors connected
in series, as shown in Figure1. In fact, the oxide layer of the
device can be divided into two regions, one is heavy-doped
region, which is shown in figure in darker color, and the other
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Fig. 1. The coupled variable-resistor model for a memristor.
is light-doped region, which is shown in lighter color. Suppose
the total length of the memristor is D, the length of the heavy-
doped region is w and the resistance of the this region is Ron,
also, the resistance of light-doped region is Roff , besides,
the mobility of the ion is µv . We have the following I-V
relationship of the memristor.
v(t) =
(
Ron
w(t)
D +Roff
(
1− w(t)D
))
i(t),
dw(t)
dt = µv
Ron
D i(t),
(1)
where v(t) is the voltage applied on the memristor, and i(t) is
the current flowing through the memristor. Define the heavy-
doped side of the memristor to be p1 and the other side to
be p2. According to(1), if the current flow from p1 to p2, the
doped area will expand and w become larger, which leads to
the decrease of the resistance. In contrast, if the current flow
from p2 to p1, the resistance of memristor will increase. The
I-V relationship of a memristor is thus the curve shown in
Figure 2 [1].
B. Crossbar-based Structure for neuromorphic computation
One of the most common applications of memristor is neu-
romorphic computation. The basic structure for neuromorphic
computation is a crossbar array. Since the process of most
artificial neural networks can be regarded as a series of matrix-
Fig. 2. I-V plot of a Pt-T iO2-Pt device.
...
...
...
Memristor
Fig. 3. normal crossbar array
vector mulplications, i.e.,
~y =M~x,
where ~y, ~x are vectors, M is a matrix. Such a computation can
be accomplished by a memristor crossbar structure efficiently.
An example of the crossbar structure is shown in Figure 3.
In the crossbar-based memristor structure, memristors are
allocated at the cross-points of the horizontal and vertical
metal wires. ~x, ~y are the input and output of the crossbar array,
respectively. The resistances (conductances) of the memristors
can be viewed as the values of the elements of the matrix M .
In neuromorphic computation, the resistances of memristors
are programmed to be the weights of the synapses of artificial
neural networks. Based on this structure, a lot of artificial
neural networks can be realized [10].
But we should note that the neuromorphic computation is
not sensitive to the fluctuations of the synapses, which is
caused by large random variations of the writing process of
memristor. As a result, the resistances of the memristors are
not necessary to be in high precision. But for other applications
such as DSP algorithms, the resistances of the memristors
must be programmed with much higher precision. Recently,
an algorithm has been proposed in [8] aiming to improve
the precision of the memristors. It can achieve 8-bits writing
precision with hundreds of times of writing and reading
processes. Unfortunately, such a precision is still not sufficient
for high-precision computation, where the error should be at
least less than 10−10 in most cases.
III. DATA REPRESENTATION
In this section, we will present the theoretical analysis of
our proposed crossbar-based memristor computing scheme.
A. Representation of the High-precision Data by Multiple
Memristors
In prior works, a memristor usually corresponds to one
element in matrix M . Aiming to improve the computation
accuracy, we propose to store the high-precision data with
a group of memristors. Our basic idea is that although the
precision of one memristor is limited, the multiple memristors
together can accurately represent data with high precisions. For
the reason of convenience, we consider fixed-point unsigned
numbers in our paper only. We also assume the target value α
to be saved in memristors is within the range of (0, 1). Firstly,
we write α in binary form:
α =
n∑
i=1
αi ∗ 2−i, (2)
where αi ∈ {0, 1} is the i-th bit of the binary representation
and the total number of bits is n. We aim to save α with k
memristors. For the reason of convenience, we assume that
n = k ∗ m. The value saved in the j-th memristor can be
expressed as
βj =
m∑
l=1
α(j−1)m+l ∗ 2−l j = 1, · · · , k, (3)
where βj is the data saved in the j-th memristor. So, α can
be expressed by {β1, · · · , βk} as
α =
k∑
j=1
βj ∗ 2−(j−1)×m. (4)
It is important to point out that the least significant bit (LSB)
of βj(1 < j < k) is 2−m, in contrast to 2−km in its original
form. In other words, the resistance of the memristor should
have a precision of 2−km to accurately save the original data α.
However, the data βj{j = 1, · · · , k} can be accurately saved
with only a precision of 2−m. At the cost of more memristors,
the precision requirement is greatly reduced.
B. Multiplication with Data Saved in Multiple Memresitors
We consider following multiplication:
z = x ∗ y
where x, y, z are scalars represented by n bits. x and y can
be written in the binary form as follows.
x =
n∑
i=1
xi ∗ 2−i,
y =
n∑
i=1
yi ∗ 2−i,
(5)
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Fig. 4. Overview of our proposed memristor-based multiplier
where xi and yi are the i-th bit of x and y, respectively.
Suppose x is encoded by k separated signals and y is saved
in k memristors. They are expressed as follows.
x =
k∑
j=1
Xj ∗ 2−(j−1)×m,
y =
k∑
j=1
Yj ∗ 2−(j−1)×m,
(6)
where:
Xj =
m∑
l=1
xjm+l ∗ 2−l, Yj =
m∑
l=1
yjm+l ∗ 2−l, (7)
If x is encoded by the amplitudes of the sinusoidal wave, Xj
will be the amplitude of the j-th wave. While Yj is the value
programmed in the j-th memristor.
Now, we consider the expressions of z represented by
{X1, · · · , Xk} and {Y1, · · · , Yk}. It can be easily verified that
z can be expressed as
z =
2k−2∑
j=0
Zj ∗ 2−j∗m, (8)
where
Zj =
∑
p+q=j
Xp ∗ Yq j = 0, · · · , 2k − 2. (9)
Equation (9) indicates that we can accomplish the multipli-
cation of x and y based on the sub-component expressions
of x and y. The rule is also very similar to the process of
multiplying by hand.
IV. CIRCUIT IMPLEMENTATION
In this section, we will present the circuit implementation
of our proposed approach. An overview of the circuit structure
is presented firstly, the implementations of the memristor
crossbar and a so-called chain structures which is used to
extract the valid bits from the outputs of the crossbar will
be presented afterwards. We also assume that the number of
valid bits of the data is n and they are divided into k groups
for further processing, what’s more, n = k ∗m.


k
 In
p
u
t S
ig
n
a
ls
...
...
...
Output 
Signals
2k-1 column
k
 R
o
w
s
1
2...
k-1
k
12...2k-1
Memristor
Fig. 5. Structure of Crossbar Array
A. Overview
The input of our structure is a scalar encoded by sinusoidal
waves and the output is also a scalar. As shown in Fig 4, our
proposed structure consists of two main components. The first
component is a crossbar array and the second component is a
chain structure consisting of operational amplifier, ADCs and
DACs. The crossbar array is used to obtain Zj according to
(9) and the chain structure is used to extract the valid bits of
Zj obtained from the array structure, and combine these bits
to get the final result.
B. Memristor Crossbar Array
The structure of our crossbar array is similar to the tradi-
tional crossbar structure we mentioned before. The input and
output signals are all in the analog form, i.e. in the form of
sinusoidal waves, whose amplitude range from 0 to 1. The
amplitude of the sinusoidal waves encode the values of the
input and output. Memristors are allocated at the cross-points
of the horizontal and vertical metal wires. Instead of using a
NMOS to cut off the sneak path [10], we use an operation-
amplifier in each column to collect the current and transfer the
current to the form of output voltage. Thus, the input signals
and output signals are all in the voltage form. The structure
of the crossbar structure is shown in Figure 5.
Note that our crossbar is used to implement the compu-
tations of Zj as shown in (9). Since x and y are divided
into k sub-components, the result of z = xy thus consists
of 2k− 1 sub-components. As a result, our crossbar structure
is a (2k − 1) × k memristor array. The k input signals are
fed into the array from the left and represent the value of x
by their amplitudes. More specifically, Xi in (6) is encoded
by the amplitude of the i-th sinusoidal waves and the i-
th input signal is connected to the i-th row of the array
as shown in Figure 5. The sub-components {Y1, · · · , Yk}
are programmed in the memristors of the crossbar. For the
first row, the conductance of the 1st to k-th memristors are
programmed with {Y1, · · · , Yk}. Similarly, for the k-th row,
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Fig. 6. The Chain Structure
the conductance of the k-th to (2k − 1)-th memristors are
programmed with {Y1, · · · , Yk}. The conductance of all the
rest memristors are set to be zeros. In real applications, we
can simply leave these cross-points open.
With such a crossbar structure, it can be easily verified that
the current in the i-th column equals Zi as shown in (9).
An operation-amplifier is used in each column to transfer the
current to the voltage output, However, two problems still need
to be solved. Firstly, the noises induced by the variations of
the memristors remain in Zi and only the first several most
significant bits are valid in Zi. Secondly, the carries between
the consecutive Zis are not tackled. These two issues will be
addressed by a chain structure, which will be discussed in the
next subsection.
C. Chain Structure
We use a chain structure to extract the valid most significant
bits from {Z1, · · · , Z2k−1} and deal with the carry bits. For
the inputs {Z1, · · · , Z2k−1}, each should have at least p =
mlog2k effective bits. The higher p−m bits of each input are
the carry bits, and the lowest m bits are the output of the chain
structure. As shown in Figure 6, the chain structure is similar
to the traditional carry chains. The difference is that an ADC
is used to extract the p −m valid bits from each input, and
the number of carry bits is not m but p−m. The p−m carry
bits are encoded by the amplitude of a voltage signal. This
signal is obtained directly from the inline DAC of the ADC.
The chain structure consists of 2k−1 basic cells connected in
series. Each basic cell has two inputs and two outputs. Two
inputs include the encoded p−m carry bits from neighboring
cell and Zi from the memristor crossbar array. Two outputs
include the encoded p − m carry bits, and m bits in binary
form.
If we assume that the two inputs of the j-th basic cell are V ji1
and V ji2, respectively. They are both in analog forms. Assume
the outputs of the j-th basic cell are V jo1 and V
j
o2, respectively.
V jo1 in binary form is the output of the chain structure, and V
j
o2
in analog form containing the p−m+1 carry bits. According
to the connections, we have the following relationship for the
inputs and outputs
V jin2 = V
j−1
o2 ,
V jin1 = Zj .
Because the p − m carry bits are encoded by amplitude,
V jin1 and V
j
in2 should be aligned and added together. Denote
the sum of V jin1 and V
j
in2 by V
j
s , we have the following
V js = V
j
in1 + V
j
in2 ∗ 2−m, (10)
where V jin1 and V
j
in2 are aligned in the way of multiplying
V jin2 by 2
−m. Equation (10) can be implemented efficiently
by a simple memristor structure as shown in Figure 6. The
two memristors are programmed with conductance 1 and 2−m,
respectively. The signal in current form from the memristor
structure is then transformed to voltage form by a operational
amplifier. V js is then fed to an ADC to extract the effective
bits. After the first p−m bits are extracted, it is transformed
to its analog form by the inline DAC of ADC and taken as the
output V jo2. The lowest m bits in binary form are the output
V jo1 of the i-th cell.
V. EXPERIMENTAL RESULT
We implement our proposed memristor-based high-
precision structure. The memresitor model is based on [11].
The CMOS circuits including operational amplifiers and
ADCs. HSPICE 2010 is used for circuit simulation. In order
to evaluate the impacts of the variations of the memristors
and input signals, random variations are added to all the
conductances of the memristors and input signals in our
experiments. We consider the fixed-point unsigned number in
our experiments for convenience, and the range of the number
is (0, 1).
A. An Illustrative Example
In the first example, each memristor holds 2 valid bits. We
set x to be 0.8359375, which can be accurately represented
by 8 bits. Therefore, it is divided into 4 groups, and {Xj , j =
1, · · · , 4} are listed as follows.(
0.75 0.25 0.25 0.5.
)
y is set to 0.42578125 and it can be accurately represented
by 8 bits too. {Yj , j = 1, · · · , 4} are listed as follows.(
0.25 0.5 0.75 0.25.
)
The result z is expressed as
z = xy (11)
= 0.35592265137 (12)
= 0.10110110001111(2). (13)
In order to simulate the variations of the conductances of the
memristors, Random noises are added to {Yj , j = 1, · · · , 4}
as follows. (
0.2546 0.2563 0.7510 0.2550
)
In order to simulate the variations of the input signals,
Random noises are added to {Xj , j = 1, · · · , 4} as follows.(
0.7509 0.2545 0.2564 0.5050
)
The result of our multiplier is 0.10110110001111(2)v,
which is equal to the standard result showed above. This means
that our structure is able to make precise computation when
the writing conductances of the memristors are not accurate
and the input signals have noise.
B. Multiplication of Scalars with Different Ranges
We also consider the multiplication z = xy, where x, y, z
are all fixed-point numbers. x, y have 16 effective bits. The
ranges of x and y are set to (0,1). According to [8], the writing
conductance of a memristor can achieve 8-bit precision. We
add random noises with absolute value less than 2−8 to the
conductances of the memristors. In order to achieve 2−16
accuracy, a memristor is used to hold 1 effective bit in this
example. In this case, y with 16 effective bits are hold by 16
memristors.
Considering the outputs of the crossbar structure, 16 bits are
added together in the worst case. Therefore, the accumulated
error of random errors of 16 memristors with 2−8 precision
would be smaller than 2−4 for {Z1, · · · , Z16}, which means
we can extract 4 effective bits from {Z1, · · · , Z16}. But 4
effective bits are enough to get the accurate result for the
multiplication of scalars with 16 effective bits.
In order to test the precision of the multiplications, we
random generate many combinations of x and y range from
0 to 1 and calculate the error compared with the accurate
result.The testing data shows that we can realize the results
with errors less than 2−16 at the rate of more than 99 percent
and some of our testing data of x, y and the error are shown
in Table I. These results show that no matter the scalar is large
or small, we can all conduct the desired precision.
C. Testing Results with Higher Precisions of the Memristors
If the writing conductance of a memristor can achieve higher
precision, e.g., 10-bit precision, we can accurately implement
multiplication of x and y with 32 effective bits. In order to
achieve 2−32 accuracy, a memristor is used to hold 1 effective
bit in this case, and y with 32 effective bits are hold by 32
memristors.
The accumulated error of random errors of 32 memris-
tors with 2−10 precision would be smaller then 2−5 for
{Z1, · · · , Z32}, which means we can extract 5 effective bits
from {Z1, · · · , Z32}, while 5 effective bits are enough to
represent the sum of 32 bits, which means we can get
the accurate result for the multiplication of scalars with 32
effective bits.
TABLE I
MULTIPLICATION OF SCALARS WITH DIFFERENT RANGES
x y error
0.033238043 0.135761887 0
0.033238043 0.265796779 0
0.033238043 0.391695303 0
0.033238043 0.504642826 0
0.033238043 0.630887185 0
0.033238043 0.81129003 0
0.033238043 0.97109508 0
0.135761887 0.265796779 6.94E-18
0.135761887 0.391695303 6.94E-18
0.135761887 0.504642826 0
0.135761887 0.630887185 0
0.135761887 0.81129003 0
0.135761887 0.97109508 2.78E-17
0.265796779 0.391695303 0
0.265796779 0.504642826 0
0.265796779 0.630887185 0
0.265796779 0.81129003 0
0.265796779 0.97109508 0
0.391695303 0.504642826 2.78E-17
0.391695303 0.630887185 2.78E-17
0.391695303 0.81129003 0
0.391695303 0.97109508 0
0.504642826 0.630887185 0
0.504642826 0.81129003 0
0.504642826 0.97109508 0
0.630887185 0.81129003 0
0.630887185 0.97109508 0
0.81129003 0.97109508 0
In order to test the precision of the multiplications, we
random generate many combinations of x and y range from 0
to 1 and calculate the error compared with the accurate result.
Some of the testing data of x, y and the error are shown
in Table II. From the table, we can see that our proposed
multiplier realizes the multiplication with the precision of
2−32.
VI. CONCLUSION
Compared to the traditional MOSFET devices, the mem-
ristor is much more efficient in energy and area, so it is
considered as a promising candidate to overcome the Von
Neumann bottleneck. But to realize this dream, a memristor-
based system must have the ability to conduct both precise
computation and imprecise computation, otherwise it can only
play the role as a GPU which means it can not replace the CPU
and memory totally. In this paper, we proposed a fundamental
memristor-based computation scheme with the ability of pre-
cise computation. We divide the multiple bits of computations
into many groups. The computation of each group can achieve
adequate accuracy. Analog-to-Digital Converters (ADCs) are
then used to extract these valid most significant bits. The valid
bits are combined together to obtain the final computation
result with high precision next. Experimental results have
demonstrated that if the conductances of memristors can
achieve 8-bit precision as shown in [8], our proposed approach
can achieve accurate results for the multiplication of 16-bit
fixed-point numbers. If the conductance of the memresitors can
achieve 10-bit precision, our proposed approach can achieve
TABLE II
MULTIPLICATION OF SCALARS WITH DIFFERENT RANGES
x y error
0.033538067 0.134791476 0
0.033538067 0.266793781 0
0.033538067 0.371682311 0
0.033538067 0.512642927 0
0.033538067 0.670817231 0
0.033538067 0.83224021 0
0.033538067 0.97109508 0
0.135796238 0.266793781 6.78E-18
0.135796238 0.371682311 6.45E-18
0.135796238 0.512642927 0
0.135796238 0.670817231 0
0.135796238 0.83224021 0
0.135796238 0.92192513 2.36E-17
0.267796358 0.371682311 0
0.267796358 0.512642927 0
0.267796358 0.670817231 0
0.267796358 0.83224021 0
0.267796358 0.92192513 0
0.392696372 0.512642927 2.58E-17
0.392696372 0.670817231 2.77E-17
0.392696372 0.83224021 0
0.392696372 0.92192513 0
0.392696372 0.670817231 0
0.392696372 0.83224021 0
0.392696372 0.92192513 0
0.392696372 0.83224021 0
0.392696372 0.92192513 0
0.392696372 0.92192513 0
accurate result for the multiplication of 32-bit fixed-point
numbers. In the future work, we want to expand our structure
to conduct float point computations.
REFERENCES
[1] G. S. S. Dmitri B. Strukov, “The missing memristor found,” Nature, vol.
453, 2008.
[2] L. O.CHUA, “Memristor—the missing circuit element,” IEEE Transac-
tions on Cir, vol. CT-18, no. 5, September 1971.
[3] J. Shimeng Yu;Yi Wu;Yang Chai;Provine, “Characterization of switching
parameters and multilevel capability in hfox/alox bi-layer rram devices,”
in VLSI Technology, Systems and Applications (VLSI-TSA), 2011 Inter-
national Symposium on, 2011.
[4] H. D. Shimeng Yu, Bin Gao, “Improved uniformity of resistive switching
behaviors in hfo 2 thin films with embedded al layers,” Electrochemical
and Solid-State Letters, 2010.
[5] Y. S. C. Y. L. S. Chen;, “Highly scalable hafnium oxide memory with
improvements of resistive distribution and read disturb immunity,” in
International Electron Devices Meeting (IEDM 2009), 2009.
[6] L. H. P. TY;, “Low power and high speed bipolar switching with a
thin reactive ti buffer layer in robust hfo(2) based rram,” in IEEE
International Electron Devices Meeting, 2008.
[7] D. L. jun Seong;Hye jung Choi, “Excellent uniformity and reproducible
resistance switching characteristics of doped binary metal oxides for
non-volatile resistance memory applications,” in 2006 International
Electron Devices Meeting, 2006.
[8] B. D. H. Fabian Alibart, Ligang Gao, “High precision tuning of
state for memristive devices by adaptavle variation-tolerant algorithm,”
Nanotechnology, 2013.
[9] Z. L. e. a. Miao Hu, John Paul Strachan, “Dot-product engine for
neuromorphic computing: Programming 1t1m crossbar to accelerate
matrix-vector multiplication,” in DAC, 2016.
[10] Y. C. Miao Hu, Hai Li, “Memristor crossbar-based neuromorphic
computing system: A case study,” IEEE TRANSACTIONS ON NEURAL
NETWORKS AND LEARNING SYSTEMS, 2014.
[11] G. S. ChrisYakopcic, Tarek M Taha and R. E. Pino, Advances in
Neuromorphic Memristor Science and Applicationn. Springer, 2012.
